

The  
United  
States  
of  
America



#6

**The Director of the United States  
Patent and Trademark Office**

*Has received an application for a patent for a new and useful invention. The title and description of the invention are enclosed. The requirements of law have been complied with, and it has been determined that a patent on the invention shall be granted under the law.*

*Therefore, this*

**United States Patent**

*Grants to the person(s) having title to this patent the right to exclude others from making, using, offering for sale, or selling the invention throughout the United States of America or importing the invention into the United States of America for the term set forth below, subject to the payment of maintenance fees as provided by law.*

*If this application was filed prior to June 8, 1995, the term of this patent is the longer of seventeen years from the date of grant of this patent or twenty years from the earliest effective U.S. filing date of the application, subject to any statutory extension.*

*If this application was filed on or after June 8, 1995, the term of this patent is twenty years from the U.S. filing date, subject to any statutory extension. If the application contains a specific reference to an earlier filed application or applications under 35 U.S.C. 120, 121 or 365(c), the term of the patent is twenty years from the date on which the earliest application was filed, subject to any statutory extensions.*

*Nicholas P. Godici*

*Acting Director of the United States Patent and Trademark Office*

*Attest*

*Gene M. Lewis*



US006278263B1

(12) **United States Patent**  
Walters et al.

(10) **Patent No.:** US 6,278,263 B1  
(45) **Date of Patent:** Aug. 21, 2001

(54) **MULTI-PHASE CONVERTER WITH BALANCED CURRENTS**

(75) Inventors: Michael M. Walters, Apex; Charles E. Hawkes, Cary, both of NC (US); Robert H. Isham, Flemington, NJ (US)

(73) Assignee: Intersil Corporation, Palm Bay, FL (US)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/591,404

(22) Filed: Jun. 12, 2000

**Related U.S. Application Data**

(60) Provisional application No. 60/151,982, filed on Sep. 1, 1999.

(51) Int. Cl.<sup>7</sup> ..... G05F 1/40

(52) U.S. Cl. ..... 323/272

(58) Field of Search ..... 323/271, 272, 323/282, 284, 224, 225, 285

(56) **References Cited****U.S. PATENT DOCUMENTS**

6,137,274 \* 10/2000 Rajagopalan ..... 323/272

**OTHER PUBLICATIONS**

Semitech, "Programmable, High Performance Multi-Phase, PWM Controller SC 1144", Semitech, 1999, p 1-11, Jul. 7, 1999.

Harris Semiconductor Corporation, "Microprocessor Core Voltage Regulator Multi-Phase Buck PWM Controller HIP6301", Harris Semiconductor Corporation, 1999, p 1-8, Jul. 1999.

Harris Semiconductor Corporation, "Multi-Phase Buck Technology", Harris Semiconductor Corporation, 1999, p. 1-12, Apr. 4, 1999.

\* cited by examiner

*Primary Examiner—Peter S. Wong ,  
Assistant Examiner—Gary L. Laxton*

(74) Attorney, Agent, or Firm—Jaekle Fleischmann & Mugel, LLP

(57) **ABSTRACT**

A multi-phase DC/DC converter having an output voltage and including a plurality of converter channels. Each converter channel includes a converter channel input and a converter channel output. Each converter channel is configured for generating a converter channel current and for adjusting said converter channel current in response to a control signal electrically connected to each converter channel input. A control circuit generates an error signal representative of a comparison of the converter output voltage to a reference voltage. The control circuit includes a plurality of control circuit channels, each of which correspond to a converter channel. Each control circuit channel generates a channel current signal representative of a corresponding converter channel current, and generates a differential channel current signal representative of a comparison of the channel current signal to an average current signal. The average current signal is representative of an overall average current for the converter channels. Each control circuit channel generates a differential error signal representative of a comparison of the error signal to the differential channel current signal. Each control circuit channel includes a pulse width modulator having a ramp input and a control input. The control input is electrically connected to the differential error signal. The pulse width modulator generates the control signal based upon the differential error signal. The control signal is electrically coupled to a corresponding converter channel input. The control circuit generates the average current signal.

**18 Claims, 2 Drawing Sheets**